High-Performance Software Development Challenges in the Post-Moore Era

  Abstract: The end of Moore's Law scaling for VLSI technology implies that significant performance increases for future generations of processors cannot derive from increased transistors counts. Instead, hardware customization and more efficient use of hardware resources are expected to be primary means of performance improvement. Hence, the already challenging task of application software development will get even harder. Advances in software infrastructure such as compilers will be crucial to assist application developers achieve high-performance without loss of productivity and portability.

  A very fundamental challenge faced by compilers is data-locality optimization. The cost of data movement far exceeds the cost of performing arithmetic/logic operations on current processors, both in terms of energy as well as execution time. But while the computational complexity of most practically used algorithms is quite well understood, the same is not true of data-movement complexity. There is a need to develop new abstractions and methodologies, and create tools for characterization and optimization of data movement. This talk will discuss challenges and some promising directions in the quest to achieve the three desirables of performance, productivity, and portability in the development of high-performance software.

  Bio:

  Sadayappan is a Professor in the School of Computing at the University of Utah, with a joint appointment at Pacific Northwest National Laboratory. He was previously a Professor of Computer Science and Engineering and a University Distinguished Scholar at the Ohio State University. His primary research interests center around performance optimization and compiler/runtime systems for high-performance computing, with a special emphasis on high-performance frameworks that enable high productivity for application developers. He collaborates closely with computational scientists and data scientists in developing high-performance domain-specific frameworks and applications. Sadayappan received a B.Tech from the Indian Institute of Technology, Madras, and M.Sc. and Ph.D. from Stony Brook University, all in Electrical Engineering. Sadayappan is an IEEE Fellow.

附件:
pk10北京赛车平台 圣陶沙娱乐官方网站 金沙赌博开户 永利高游戏手机版 皇宫殿官网
八达国际电子游戏娱乐 ag正版APP下载 申博现金官网总部 澳门赌博游戏网址 新澳博娱乐城官方网站
赌王游戏最高返水 菲律宾申博现金美女荷官 申博太阳城六合彩登入 新櫈娱乐女优vr彩票 拉菲娱乐平台登录网址
申博138官方网登入 江山娱乐网站 申博游戏能在手机上玩吗 亿万先生游戏总代理 太阳城超高返水登入